LTC1645IS#TRPBF【PDF 13/24 页】IC CTRLR SEQ HOTSWAP DUAL 14SOIC

收藏本站

您好，
买卖IC网欢迎您。
请登录
免费注册

买卖IC网

Sheet目录41

9页 10页 11页 12页 [13页]14页 15页 16页 17页

LTC1645

1645fa

voltage on the external capacitor C

TIMER

starts to ramp up

with a slope dv/dt = 2礎/C

TIMER

. When the voltage reaches

the trip point (1.23V), the timer is reset by pulling the

TIMER pin back to ground. The timer period is

t = (1.23V " C

TIMER

)/2礎. For a 200ms delay, use a 0.33礔

capacitor.

Electronic Circuit Breaker

The LTC1645 features an electronic circuit breaker func-

tion that protects against short circuits or excessive out-

put currents. By placing sense resistors between the

supply inputs and sense pins of the supplies, the circuit

breaker trips whenever the voltage across either sense

resistor is greater than 50mV for more than 1.5祍. If the

circuit breaker trips, both GATE pins are immediately

pulled to ground and the external N-channels FETs are

quickly turned off (time point 6 in Figure 12). The circuit

breaker resets and another timing cycle starts by taking

the ON pin below 0.4V and then high as shown at time

point 7.

At the end of the timer cycle (time point 8), the charge

pump turns on again. If the circuit breaker feature is not

required, short the SENSEn pin to V

CCn

If the 1.5祍 response time is too fast to reject supply noise,

add external resistors and capacitors R

and C

to the

sense circuit as shown in Figure 13.

The ON Pin

The ON pin is used to control system operation as shown

in Figure 14. At time point 1, the board makes connection

and the supplies power up the chip. At time point 2, the ON

pin goes high and a timer cycle starts as long as both V

pins are higher than the undervoltage lockout trip point

(2.23V for V

CC1

and 1.12V for V

CC2

) and an overcurrent

fault is not detected. At the end of the timer cycle (time

point 3), the charge pump is turned on and the GATEn pin

voltages start to ramp up with the output supply voltages,

OUTn

, following one gate-to-source voltage drop lower.

At time point 4, V

OUT2

reaches its power-good trip level

(this example assumes the FB pin resistive divider is

connected to V

OUT2

) and a timing cycle starts. At the end

of the timing cycle (time point 5), RESET goes high and the

power-up process is complete.

APPLICATIO S I FOR ATIO

Figure 13. Extending the Short-Circuit Protection Delay

Figure 12. Current Fault Timing

Figure 14. ON Pin Waveforms

1645 F14

0.8V

0.4V

GATE1

GATE2

OUT1

OUT2

TIMER

CCn

RESET

RAMPING UP AND

DOWN TOGETHER

RAMPING UP AND

TURNING OFF FAST

RAMPING UP AND

DOWN SEPARATELY

SENSEn

LTC1645

GATEn

CCn

1645 G13

RESET

OUTn

GATEn

1645 F12

TIMER

CCn

SENSEn

CCn

1 2

RAMPING UP

RESET FAULT

AND RAMP UP

CURRENT

FAULT

5 6

8 9

发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

*型号	*数量	厂商	批号	封装

添加更多采购

采购需求

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

我的联系方式